# **10-Bit Bus Switch with Precharged Outputs**

The ON Semiconductor 74FST6800 is a 10-bit bus switch with precharged outputs. The device is CMOS TTL compatible when operating between 4.0 and 5.5 Volts. The device exhibits extremely low R<sub>ON</sub> and adds nearly zero propagation delay. The device adds no noise or ground bounce to the system.


### Features

- $R_{ON} < 4 \Omega$  Typical
- Less Than 0.25 ns-Max Delay Through Switch
- Nearly Zero Standby Current
- No Circuit Bounce
- Control Inputs are TTL/CMOS Compatible
- Pin-For-Pin Compatible With QS6800, FST6800, CBT6800
- All Popular Packages: SOIC-24, TSSOP-24, QSOP-24
- All Devices in Package TSSOP are Inherently Pb–Free\*



### **ON Semiconductor®**

http://onsemi.com



L = LOW Voltage Level

Pin	Description				
ŌĒ	Bus Switch Enable				
А	Bus A				
В	Bus B				

### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.




Figure 2. Logic Diagram

### **ORDERING INFORMATION**

	rigure 2. Logic Diagram	
ORDERING INFORMATION Device Order Number	Package	Shipping <sup>†</sup>
74FST6800DW	SOIC-24	48 Units / Rail
74FST6800DWR2	SOIC-24	2500 Units / Tape & Reel
74FST6800DT	TSSOP-24* (Pb-Free)	96 Units / Rail
74FST6800DTR2	TSSOP-24* (Pb-Free)	2500 Units / Tape & Reel
74FST6800QS	QSOP-24	96 Units / Rail
74FST6800QSR	QSOP-24	2500 Units / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. BSSENO

\*This package is inherently Pb-Free.

### MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	DC Supply Voltage	-0.5 to +7.0	V
VI	DC Input Voltage	-0.5 to +7.0	V
Vo	DC Output Voltage	-0.5 to +7.0	V
I <sub>IK</sub>	DC Input Diode Current VI < GND	- 50	mA
Ι <sub>ΟΚ</sub>	DC Output Diode Current V <sub>O</sub> < GND	- 50	mA
lo	DC Output Sink Current	128	mA
I <sub>CC</sub>	DC Supply Current per Supply Pin	±100	mA
I <sub>GND</sub>	DC Ground Current per Ground Pin	±100	mA
T <sub>STG</sub>	Storage Temperature Range	-65 to +150	°C
ΤL	Lead Temperature, 1 mm from Case for 10 Seconds	260	°C
ТJ	Junction Temperature Under Bias	+ 150	°C
$\theta_{JA}$	Thermal Resistance SOIC TSSOP QSOP	125 170 200	°C/W
MSL	Moisture Sensitivity	Level 1	
F <sub>R</sub>	Flammability Rating Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in	
V <sub>ESD</sub>	ESD Withstand Voltage Human Body Model (Note 1) Machine Model (Note 2) Charged Device Model (Note 3)	>2000 >200 N/A	V
I <sub>Latchup</sub>	Latchup Performance Above V <sub>CC</sub> and Below GND at 85°C (Note 4)	±500	mA

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Tested to EIA/JESD22-A114-A.

2. Tested to EIA/JESD22-A115-A.

3. Tested to JESD22-C101-A.

4. Tested to EIA/JESD78.

### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter		Min	Max	Unit
V <sub>CC</sub>	Supply Voltage	Operating, Data Retention Only	4.0	5.5	V
VI	Input Voltage	(Note 5)	0	5.5	V
Vo	Output Voltage	(HIGH or LOW State)	0	5.5	V
T <sub>A</sub>	Operating Free-Air Temperature		- 40	+ 85	°C
$\Delta t/\Delta V$	Input Transition Rise or Fall Rate Switch I/O	Switch Control Input $V_{CC}$ = 5.0 V $\pm$ 0.5 V	0	DC 5	ns/V

5. Unused control inputs may not be left open. All control inputs must be tied to a high or low logic input voltage level.

### **DC ELECTRICAL CHARACTERISTICS**

			V <sub>cc</sub>	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			
Symbol	Parameter	Conditions	(V)	Min	Тур*	Max	Unit
VIK	Clamp Diode Resistance	I <sub>IN</sub> = -18mA	4.5			-1.2	V
VIH	High-Level Input Voltage		4.0 to 5.5	2.0			V
$V_{\text{IL}}$	Low-Level Input Voltage		4.0 to 5.5			0.8	V
I <sub>I</sub>	Input Leakage Current	$0 \le V_{IN} \le 5.5 V$	5.5			±1.0	μA
I <sub>OZ</sub>	OFF-STATE Leakage Current	$0 \le A, B \le V_{CC}$	5.5		1	±1.0	μA
R <sub>ON</sub>	Switch On Resistance (Note 6)	$V_{IN} = 0 \text{ V}, I_{IN} = 64 \text{ mA}$	4.5		4	7	Ω
		V <sub>IN</sub> = 0 V, I <sub>IN</sub> = 30 mA	4.5	2	4	7	
		V <sub>IN</sub> = 2.4 V, I <sub>IN</sub> = 15 mA	4.5		8	15	1
		V <sub>IN</sub> = 2.4 V, I <sub>IN</sub> = 15 mA	4.0	7	11	20	
I <sub>CC</sub>	Quiescent Supply Current	$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$	5.5			3	μΑ
$\Delta I_{CC}$	Increase In I <sub>CC</sub> per Input	One input at 3.4 V, Other inputs at $V_{CC}$ or GND	5.5			2.5	mA

\*Typical values are at V<sub>CC</sub> = 5.0 V and T<sub>A</sub> = 25°C.
6. Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

## AC ELECTRICAL CHARACTERISTICS

	$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C \\ C_{L} = 50 \text{ pF, RU} = \text{RD} = 500 \Omega$						
		<i>S</i>	V <sub>CC</sub> = 4	.5–5.5 V	V <sub>CC</sub> =	4.0 V	
Symbol	Parameter	Conditions	Min	Max	Min	Мах	Unit
t <sub>PHL</sub> , t <sub>PLH</sub>	Prop Delay Bus to Bus (Note 7)	V <sub>I</sub> = OPEN		0.25		0.25	ns
t <sub>PZH</sub> , t <sub>PZL</sub>	Output Enable Time, I <sub>OE</sub> to Bus A, B	Bias V = GND $V_I$ = OPEN for $t_{PZH}$	1.0	5.1		5.6	ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Output Disable Time, I <sub>OE</sub> to Bus A, B	Bias V = GND $V_I$ = OPEN for $t_{PHZ}$	1.0	5.5		5.5	ns

7. This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 50 pF load capacitance, when driven by an ideal voltage source (zero output impedance).

### **CAPACITANCE** (Note 8)

Symbol	Parameter	Conditions	Тур	Max	Unit
C <sub>IN</sub>	Control Pin Input Capacitance	V <sub>CC</sub> = 5.0 V	3		pF
C <sub>I/O</sub>	A/B Port Input/Output Capacitance	$V_{CC}, \overline{OE} = 5.0 V$	5		pF

8.  $T_A = +25^{\circ}C$ , f = 1 MHz, Capacitance is characterized but not tested.

### AC Loading and Waveforms






Figure 5. Enable/Disable Delays

### PACKAGE DIMENSIONS



### PACKAGE DIMENSIONS



ON Semiconductor and I are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5773–3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative